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(57) 	 ABSTRACT 
A detector array and method for making the detector array. 
The array includes a substrate including a plurality of 
trenches formed therein, and includes a plurality of collectors 
electrically isolated from each other, formed on the walls of 
the trenches, and configured to collect charge particles inci-
dent on respective ones of the collectors and to output from 
said collectors signals indicative of charged particle collec-
tion. The array includes a plurality of readout circuits dis-
posed on a side of the substrate opposite openings to the 
collectors. The readout circuits are configured to read charge 
collection signals from respective ones of the plurality of 
collectors. 
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BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention is related to a charged particle detector and 
methods for fabricating and using the electron detector. 
2. Description of the Related Art 
In general, a Faraday cup is regarded as a simple detector of 
charged particle beams. A faraday cup typically includes an 
inner cup concentrically located within a grounded outer cup. 
Faraday cups are known for their large dynamic range and 
ability to function in a wide range of environments, including 
atmospheric pressure. Well designed and shielded Faraday 
cups have been reported to measure currents down to 10 -15  A, 
corresponding to 104 charged particles per second. While 
electron multipliers are more sensitive, Faraday cup detectors 
provide quantitative charge measurements with high preci-
sion and stable performance. For instance, electron multipli-
ers are susceptible to degradation over time due to sputtering 
of the electron conversion material, and the gain of these 
detectors can vary depending on the mass of the impending 
ions. 
Faraday cup arrays designed for use in a mass spectrometer 
have been previously built which included an array of MOS 
capacitors formed on the interior of high aspect ratio deep 
etched trenches in n-type silicon. In those designs, the silicon 
between each cup served to electrically shield cups from their 
neighbors, enabling low signal cross-talk. Linear arrays of 64, 
128 and 256 cups at pitches of 150 µm and 250 µm have been 
fabricated. The width spacing between the cups was typically 
limited to 50 µm. Detector arrays have been fabricated where 
for ion detection metal strip electrodes or MOS capacitors 
were used. 
The following references all of which are incorporated in 
their entirety by reference describe this work and other back-
ground work. 
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SUMMARY 
In one embodiment of the invention, there is provided a 
detector array, including a substrate including a plurality of 
trenches formed therein, and includes a plurality of collectors 
electrically isolated from each other, formed on the walls of 
the trenches, and configured to collect charge particles inci-
dent on respective ones of the collectors and to output from 
the collectors signals indicative of charged particle collec-
tion. The array includes a plurality of readout circuits dis-
posed on a side of the substrate opposite openings to the 
collectors. The readout circuits are configured to read charge 
collection signals from respective ones of the plurality of 
collectors. 
In one embodiment of the invention, there is provided a 
method for making a detector array. The method forms in a 
substrate a plurality of trenches across a surface of the sub-
strate, forms in the plurality of trenches a plurality of collec-
tors, forms a plurality of readout connections on a side of the 
substrate opposite openings to the collectors with the readout 
connections being configured to collect signals from respec-
tive ones of the plurality of collectors, and connects respec-
tive ones of the plurality of readout connections to respective 
ones of the plurality of the collectors. 
In one embodiment of the invention, there is provided a 
system for collecting charged particles. The system includes 
a charged particle source configured to produce the charged 
particles and a detector array configuredto collect the charged 
particles. The detector array includes a substrate including a 
plurality of collectors formed in the substrate and disposed in 
sequence across a surface of the substrate, a plurality of 
trenches formed in the substrate to accommodate therein the 
plurality of collectors, a plurality of readout circuits disposed 
on a side of the substrate opposite openings to the collectors. 
The readout circuits are configured to collect signals from 
respective ones of the plurality of collectors. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Amore complete appreciation of the invention and many of 
the attendant advantages thereof will be readily obtained as 
the same becomes better understood by reference to the fol-
lowing detailed description when considered in connection 
with the accompanying drawings, wherein: 
FIG. 1 is a schematic showing one embodiment of the 
invention of a system 10 for charged particle or photon detec-
tion; 
4 
FIG. 2A is a process schematic showing one method for the 
formation of an integrated readout circuit detector array of the 
invention; 
FIG. 2B is a process schematic showing a bonding aspect 
5 of the method for the formation of an integrated readout 
circuit detector array in FIG. 2A; 
FIG. 2C is a process schematic showing a detector cup 
fabrication aspect of the method for the formation of an 
integrated readout circuit detector array in FIG. 2A; 
10 	 FIG. 2D is a SEM micrograph image of alternative circular 
trench configuration to that shown in FIG. 1; 
FIG. 2E is a SEM micrograph image showing a cross-
section depicting the a silicon wafer bonded to a ROIC sub-
strate; 
15 	 FIG. 3 is a process schematic showing another method for 
the formation of a bottom-side readout pad for a detector 
array of the invention; 
FIG. 4 is a process schematic showing another method for 
various embodiments of the invention; 
20 	 FIG. 5A is a schematic showing a landing pad according to 
one embodiment of the invention; 
FIG. 5B is a flow chart depicting a similar process as shown 
n FIG. 2A; 
FIG. 6A is a depiction of an alternative trench configura-
25 tion to that shown in FIG. 1 where circular collectors are 
arranged in a honeycomb configuration; 
FIG. 6B is a depiction of an alternative cubicle trench 
configuration to that shown in FIG.1 where cubicle collectors 
are arranged in a regular array configuration; 
30 	 FIG. 7 is a flowchart depicting according to one embodi- 
ment of the invention a process for making a detector array; 
FIG. 8A is a schematic of a triode electron source for one 
embodiment of the invention; 
FIG. 8B is a schematic of an ion source using the triode 
35 configuration of FIG. 8A; 
FIG. 9 is a SEM micrograph of an electron impact ions 
source for one embodiment of the invention; 
FIG. 10A is a schematic illustrating a process according to 
one embodiment of the present invention to fabricate the 
40 exemplary microtriode ion source of FIG. 9. 
FIG. 10B is an optical micrograph showing a top view of 
the exemplary microtriode ion source depicted in FIG. 9, 
prior to release of the anode, cathode, and grid from the 
underlying silicon substrate; 
45 	 FIG. 10C is an electron micrograph of the exemplary 
microtriode ion source depicted in FIG. 9; and 
FIG. 11 is a schematic of an integrated ion source and 
detector array according to one embodiment of the invention. 
50 DETAILED DESCRIPTION OF THE INVENTION 
The invention is directed to the microfabrication of Fara-
day cup arrays for use as a charged particle or photon detec-
tion device. The detector device in one embodiment of the 
55 invention includes an array of microfabricated Faraday cups, 
where each microfabricated Faraday cup acts as an electri-
cally shielded collector of charged particles (electrons or 
ions). 
Referring now to the drawings, wherein like reference 
6o numerals designate identical or corresponding parts through- 
out the several views, FIG. 1 shows one embodiment of the 
invention of a system 10 for charged particle or photon detec- 
tion. The system 10 of FIG. 1 includes a detector array 20 
including a substrate 22 having a plurality of collectors 24 
65 formed in the substrate 22 and disposed in sequence across a 
surface of the substrate 22. FIG. 1 shows trenches 26 formed 
in the substrate to accommodate the collectors 24. As dis- 
US 8,866,080 B2 
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cussed below, in various embodiments of the invention, the 	 tive material or electron injector material. Accordingly, the 
trenches are disposed in a linear arrangement (as shown here 	 detector array 10 can be a part of a Faraday cup array, a 
and below) and have high aspect ratios. Indeed, while shown 	 magnetic sector ion detector, a detector in scanning or trans- 
in FIG.1 in a linear one dimensional configuration, the inven- 	 mission electron microscope, a charged particle detector, an 
tion is not limited to this configuration but rather can include 5 x-ray detector, a photon detector, and/or a chemical sensor. 
in various embodiments staggered, non-staggered, elongated, 	 In those embodiments, the detector array 20 serves as a 
non-elongated, circular, oval, honeycomb, and other geomet- 	 positional sensor regarding individual collector currents in 
ric configurations. 	 time and in position. For example, in a magnetic sector field 
Regardless of the trench configuration, in one embodiment 	 detector, ions emitted from an ion source can be directed in a 
of the invention, the collectors 24 are respectively connected io direction transverse to the longitudinal axis of for example 
by way of readout connections (not shown) to a plurality of 	 elongated collectors 24 and can be introduced into a magnetic 
readout circuits 28 disposed on a side of the substrate opposite 	 field sector. In the magnetic field sector, the ions will travel 
openings to the collectors 24. The readout circuits are con- 	 along trajectories in the magnetic field which depend on their 
figured to read signals from respective ones of the collectors 	 charge/mass ratio. Lower charge to mass ions are curved the 
24. Electrodes 30 connect respective ones of the readout 15 most and will arrive a position along the detector array which 
circuits 28 to respective ones of the collectors 24. For the sake 	 for example is closer to the charged particle source than a 
of simplicity, only two collectors 24 connected to two readout 	 higher charge to mass ions. The higher charge to mass ions 
circuits 28, having two electrodes 30 are shown in FIG. 1. 	 will be incident on and then collected on for example those 
The trenches 26 can have widths ranging from 5 M to 100 	 collectors farther from the charged particle source. Similarly, 
µm, and can have lengths up to 10 mm. The trenches 26 can 20 in a detector in scanning or transmission electron microscope, 
have an aspect ratio ranging from 4:1 to 12:1. The collectors 	 the detector array also serves as a positional sensor regarding 
as a group can occupy more than 80%, 90%, or 95% of a 	 individual collector currents intime and inposition. Electrons 
surface of the substrate 22. The trenches 26 can form a set of 
	
from the imaging optics are deflected according to their 
position sensitive detectors. A substrate wall between the 	 kinetic energy such that lower energy electrons will be more 
trenches can have a thickness less than 50 µm. As a result, the 25 substantially deflected than higher energy electrons. Here, the 
trenches 26 can form a set of high density position sensitive 	 lower energy electrons will be incident on and then collected 
detectors. In one embodiment, as discussed in more detail 	 on for example those collectors closest to the charged particle 
below, the collectors 24 can an isolation resistance between 	 source. In optical dispersion devices, light will be diffracted 
adjacent ones of the collectors greater than IxIO' OQ 	 at different angles depending on the wavelength. Lights of 
The collectors 24 can be made of any conductive material so different wavelengths will be incident on different regions of 
including for example copper, aluminum, gold, platinum, and 	 the detector array 20. If an electron or charge emitting mate- 
tungsten or combinations thereof. Besides the collectors, 	 rial on nearby or a part of the collectors, then the electrons or 
FIG. 1 shows a metal layer 32 patterned on the substrate 22 	 charge generated will be locally collected at nearby collec- 
disposed in a vicinity of the collectors 24. In one embodiment, 	 tors. 
the readout circuits are used for measuring the charge col-  35 	 Further, the readout circuits 28 can collect and process the 
lected in each collector 24 over time (integrated) or as a 	 charge collection information, or signals from individual 
function of time (instantaneous). The readout circuits 28 in 	 ones of the collectors 24, not only in a time coordinate (as 
one embodiment can be included on another chip separate 	 discussed above) but also in a spatial coordinate for position 
from the chip carrying the detector array 20 and attached 	 sensitive information, such as for example in the magnetic 
thereto as described below. In one embodiment, the metal 40 sector field detector described above where the respective 
layer 32 serves as a ground reference and/or a suppression 	 positions of the individual collectors 24 would be represen- 
grid for the detector array 20. 	 tative of different masses. The readout circuits 28 can be 
For example, a suppressor grid can be used in various 	 connected to (or be otherwise in communication with) a 
embodiments to prevent secondary emission from the cup. A 	 microprocessor, memory, and a digital I/O port capable of 
suppressor grid is a metal trace that weaves between the 45 generating control voltages sufficient to communicate and 
Faraday cup collectors. A bias voltage can be applied to the 	 activate the collectors 24 and the various metal layers on the 
suppressor grid (for example by the readout circuits 28) to 	 substrate surface. Moreover, the readout circuits 28 by way of 
prevent the escape of secondary electrons generated inside 	 the microprocessor connection may exchange information to 
the cup. The suppressor grid can also serve as an energy filter 	 those outside system 10. The microprocessor (not shown in 
for incoming charged particles. 	 5o FIG. 1) can include computer readable medium containing 
The system 10 of FIG. 1 in one embodiment can also 	 program instructions for execution to process the data in a 
include or be connected to a charged particle source 50 which 	 temporal and/or spatially integrated or instantaneous manner. 
directs charged particles to the detector array 20 where the 	 The microprocessor may be implemented as a general-pur- 
charged particles are collected by the collectors 24 which act 	 pose computer system that performs a portion or all of the 
as individual electrodes monitoring the charge accumulation 55 microprocessor based processing steps of the invention in 
thereon with time. In various embodiments, the charged par- 	 response to executing one or more sequences of one or more 
ticle source can include an ion source or an electron source or 	 instructions contained in a memory. Such instructions may be 
a combination thereof. In various embodiments, the charged 	 read into memory from another computer readable medium, 
particle source can include a hot filament, microwave plasma, 	 such as a hard disk or a removable media drive. 
or other ion sources known in the art which provide an ion into 60 	 The microprocessor can include at least one computer 
a detector region. In one embodiment, the charged particle 	 readable medium or memory, such as the controller memory, 
source can include an electron-injector material or a photo- 	 for holding instructions programmed according to the teach- 
sensitive material 34 disposed in a vicinity of the collectors, 	 ings of the invention and for containing data structures, 
which emits an electron (or electrons) as a charged particle or 	 tables, records, or other data that may be necessary to imple- 
as charged particles upon receiving light or x-ray or high 65 ment the invention. Examples of computer readable media are 
energy particle thereon. For example, the collectors 24 shown 	 compact discs, hard disks, floppy disks, tape, magneto-opti- 
in FIG. 1 could themselves contain a coating of photosensi- 	 cal disks, PROMS (EPROM, EEPROM, flash EPROM), 
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DRAM, SRAM, SDRAM, or any other magnetic medium, 
compact discs (e.g., CD-ROM), or any other optical medium, 
punch cards, paper tape, or other physical medium with pat-
terns of holes, a carrier wave, or any other medium from 
which a computer can read. 5 
In one embodiment of the invention, the Faraday cup arrays 
are made as one-dimensional or elongated Faraday cups. A 
variety of cup geometries which can be fabricated ranging in 
width from 5 µm to 100 µm and having lengths up to 4 mm. 
Larger ranges can be made with the same process. A reason- io 
able minimum width would be 5 µm although there are no real 
restrictions. Furthermore, the cup depth-to-width aspect 
ratios can exceed 8:1 using deep reactive ion etching technol-
ogy. In some embodiments, thin silicon membranes between 
adjacent cups are less than 5 µm wide and 100 µm tall. 15 
In one embodiment of the invention, there is provided an 
array of microfabricated Faraday cups, where each microfab-
ricated Faraday cup acts as an electrically shielded collector 
of charged particles (electrons orions). While not restricted to 
these examples, examples of such microfabricated Faraday 20 
cup arrays are described in "METHOD OF MANUFAC-
TURE FOR HIGH DENSITY FARADAY CUP ARRAY OR 
OTHER OPEN TRENCH STRUCTURES" referenced 
above. In the process described in that application, the array 
required multiple stages of interconnect to connect to external 25 
measurement circuitry. First, the cups have to be routed to 
bondpads with metal fanout traces. These bond pads are then 
connected to an external package or measurement circuit by 
wire bonding. In the present invention, the readout circuits are 
integrated directly underneath the collector permitting more 30 
flexibility in designing the collectors in terms of their spacing 
and shape, and also reducing capacitance in the signal lines 
carrying collected current signal to the circuitry processing 
the collected current signal. 
FIG. 2A is aprocess schematic showing one method for the 35 
formation of the integrated readout circuit detector array of 
the invention. FIG. 2B shows the wafer bonding and thinning 
process in more detail. FIG. 2C shows the cup fabrication in 
more detail. 
With reference to FIG. 2A, at 200, a readout integrated 40 
circuit (ROIC) wafer 50 having a plurality of readout circuits 
28 (not enumerated) is provided. ROIC wafers 50 can be 
commercially obtained through companies such as for 
example FLIR Systems, Inc. 70 Castilian Dr., Goleta, Calif. 
93117, USA. Custom ROIC wafers are available from Inte- 45 
grated Sensor Solutions, 4104 Michael Neill, Austin, Tex. 
78730. In one embodiment, the pattern of readout circuits is 
matched to the pattern of collectors to be fabricated later and 
connected to the readout circuits. 
Processes 210, 220, and 230 are shown in more detail in 50 
FIG. 2B. With reference to FIG. 2A, at 210, the surface of 
ROIC wafer 50 is prepared for bonding. The surface prepa-
ration depends on the particular type of binding process to be 
used. For example, borosilicate glass compounds or lower 
temperature spin-on-glasses compositions can be applied to 55 
the surface of ROIC wafer 50. In some instances, adhesives 
such a glass, polymer, and/or silicone based adhesives can be 
used including thermosetting and thermoplastic adhesives. 
At 220, a substrate to have collectors formed therein (i.e., a 
collector substrate) is bonded to a carrier substrate for wafer 60 
thinning. The bonding here can use the above-noted glass 
binding techniques. Because there are no fabricated device 
circuits on the carrier substrate or the collector substrate, 
higher temperature and or metallic binding compounds can 
be used.Alternatively, since removal of the carrier substrate is 65 
later needed, the adhesive binding as discussed above can also 
be a suitable bonding medium, allowing for removal of the  
8 
carrier substrate through dissolution of the adhesive by sol-
vents or release by heating above the adhesive's temperature 
or thermosetting rating. Once bonded, wafer thinning involv-
ing for example mechanical grinding, polishing, and/or 
chemical mechanical polishing techniques are used to reduce 
the collector substrate to a thickness equal to the desired 
collector depth. Standard wafer thinning for example can 
reduce the thickness of a silicon substrate to 10's to 100's of 
microns in thickness. 
At 230, the thinned collector substrate is bonded to ROIC 
wafer 50. The bonding can use for example any one of the 
bonding processes discussed above. Once a bond has been 
made to the ROIC wafer 50, the bond to the carrier substrate 
can be released and the carrier substrate removed, as shown in 
FIG. 2B. 
Processes 240, 250, and 260 are shown in more detail in 
FIG. 2C. With reference to FIG. 2A, at 240, the bonded 
thinned substrate is patterned, and collectors are formed 
therein. For example, trenches can be etched in the thinned 
substrate using deep reactive ion etching (DRIE). The 
trenches extend through the depth of the thinned substrate and 
expose the ROIC wafer 50. A standard silicon DRIE process 
using for example an inductively coupled plasma reactor can 
be used to form trenches of aspect ratios (D/W) from 1:1 to 
30:1. Trenches in the range of 4:1 to 12:1 are prototypical of 
the invention. 
Afterwards, at 250, a conformal insulator (e.g., parylene C) 
can be vapor deposited into the trench to serve as electrical 
insulation. Two separate insulator thicknesses (5800 A and 
10,900 A) of parylene have been demonstrated as suitable for 
the invention. Parylene-C (PA-C) was chosen for the cup 
insulator because it is known to make very conformal, uni-
formly thick and pin-hole free films even in high aspect ratio 
features. The cup insulator could also be fabricated by chemi-
cal vapor deposition of tetraethylortho silicate (TEOS) which 
leads to conformal films of silicon dioxide. The conformal 
insulator is patterned to expose underlying metal connection 
pads to the readout circuits. 
Afterwards, at 260, a conformal collector electrode layer 
(such as for example Cu) is deposited for example by using 
metal-organic chemical vapor deposition (MOCVD). Copper 
as a collector electrode material is discussed below, but other 
metals and silicides (or combinations thereof) could be used 
for the collector electrode. Copper can be deposited using for 
example hexafluoroacetylacetonate copper(I) trimethylvinyl-
silane, Cu(HFAC)(TMVS) as a Cu precursor at 200° C. and 1 
Torr. Cu(HFAC)(TMVS) as a Cu precursor is commercially 
sold as CupraSelectTM by Air Products and Chemicals. Inc. 
The conformal copper layer fills the trenches and connects 
through the hole in the conformal insulator to the ROIC 
substrate contact pads below. The copper also deposits on the 
top surface of the substrate between the trenches. 
At 270, the copper on the top surface (which would elec-
trically short adjacent collector cups) is removed from the top 
surface of the wafer by argon ion milling. Argon ion milling 
can be performed for example at a 30° angle to remove the 
surface copper without damaging the copper in the cups. 
Other angles of incidence and inert gas ions are suitable for 
the invention. 
FIG. 2D is a SEM micrograph image of alternative trench 
configuration to that shown in FIG. 1. As noted above, the 
invention is not limited to any particular trench or collector 
configuration, and can somewhat arbitrary pattern the 
trenches to any shape and configuration required or needed to 
match to the pattern of readout circuits on the underlying 
ROIC substrate. FIG. 2D shows a circular configuration. FIG. 
2E is a SEM micrograph image showing a cross-section 
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depicting a silicon wafer bonded to a ROIC substrate. While 
the trenches in FIG. 2E may not be of an optimal size, depic-
tion here shows the back-side integration of a ROIC substrate 
to a trenched wafer structure. 
FIG. 3 is a process schematic showing another method for 
the formation of the integrated readout circuit detector array 
of the invention. At step 300, a trench etch is performed on for 
example a thinned substrate 80. At step 302, a thermal oxi-
dation of the thinned substrate (for example a thermal oxida-
tion of a silicon substrate) is performed to form oxidized 
structure 82. At 304, the oxidized structure 82 is bonded to a 
ROIC substrate (or a landing substrate as described above). At 
that time, a conformal metal deposition follows to form the 
collectors 24. 
FIG. 4 is aprocess schematic showing still another method 
for the formation of the integrated readout circuit detector 
array of the invention. At step 400, a bonded, thinned sub-
strate 90 (or for example a silicon-on-insulator wafer) is 
etched to form trench-etched structure 92 for subsequent 
collector cup fabrication. In various embodiments of the 
invention, collector widths range from 5 to 100 µm, cup 
lengths from 1 to 4 mm, and cup-to-cup spacings from 5 to 25 
µm. At step 402, a thermal oxidation of the trench-etched 
structure 92 (for example a thermal oxidation of a silicon 
substrate) is performed. At 404, the backside substrate is 
thinned. At 406, the oxidized trench-etched structure 92 is 
bonded to a ROIC substrate (or a landing substrate as 
described above). Following bonding, patterning and etching 
can be used to open holes in the residual amount of thinned 
substrate 90 in order to expose contact pads on the ROIC or 
landing substrate. At that time, a conformal metal deposition 
follows to form collectors 24. 
In one embodiment of the invention, the process described 
above in FIG. 2A is used with a landing substrate substituted 
for the ROIC substrate. The process then follows with the 
landing substrate patterned for example with a standard pho-
tolithography liftoff process with metal being provided to 
form a pattern of contact pads that will ultimately be con-
nected to the bottom of the cups of the collectors. The met-
allization and photolithography liftoff process also forms a 
fanout metallization pattern from the landing pads to contact 
pads at an edge of the landing substrate. In order to accom-
modate access to the contact pads, the landing substrate is 
longer in one or more directions than the trenched substrate in 
order to have the contact pads available around the edge of the 
landing substrate for electrical connection thereto. The con-
tact pads would provide for connection to an external or 
integrated readout circuit for collection of charge information 
over time. 
Accordingly, FIG. 5A shows a landing substrate 70 being 
provided that has contact pads 72 (i.e., the landing pads) 
matched to the pattern of collectors to be fabricated later and 
that has lead lines 74 from the contact pads 72 routed to 
peripheral positions 76 on the landing substrate 70. Option-
ally the contact pads could be routed to circuitry on landing 
substrate 70 for processing the collection current data from 
the collectors. 
FIG. 5B is a flow chart depicting a similarprocess as shown 
n FIG. 2A but given here for the purpose of illustrating the 
process for use of the landing substrate. At 510, the surface of 
a collector substrate is prepared for bonding. At 520, the 
collector substrate is bonded to a carrier substrate. At 530, the 
collector substrate is thinned substrate and trenched. For 
example, trenches can be etched in the thinned substrate using 
deep reactive ion etching (DRIE) as described above. The 
trenches extend through the thickness of thinned substrate. At 
540, the thinned collector substrate is bonded to a pre-pat- 
10 
terned landing substrate (as discussed above). At 550, the 
carrier substrate is removed and processing of the collector 
substrate is completed. For example, a conformal insulator 
(e.g., parylene C) can be vapor deposited into the trench to 
5 serve as electrical insulation. The conformal insulator is pat-
terned to expose all or a part of the landing pads and contact 
pads on the landing substrate. 
Afterwards, a conformal collector electrode layer (such as 
for example Cu) is deposited. The conformal copper layer fills 
10 the trenches and connects through the hole in the conformal 
insulator to the landing pads below. In one embodiment, the 
Cu forms the bottom the collector cup electrode. The copper 
also deposits on the top surface of the substrate between the 
15 trenches. Any copper on the top surface can be removed from 
the top surface of the wafer by argon ion milling. 
FIG. 6A is a depiction of an alternative trench configura-
tion to that shown in FIG. 1 where circular collectors are 
arranged in a honeycomb configuration. FIG. 6B is a depic- 
20 tion of an alternative cubicle trench configuration to that 
shown in FIG. 1 where cubicle collectors are arranged in a 
regular array configuration. 
FIG. 7 is a flowchart depicting a process for making the 
detector arrays of the invention. At 710, a plurality of trenches 
25 is formed in a substrate across a surface of the substrate. At 
720, a plurality of collectors is formed in the plurality of 
trenches. At 730, a plurality of readout circuits is formed in a 
vicinity of the collectors with the readout circuits being con-
figured to read signals from respective ones of the plurality of 
30 
collectors. At 740, respective ones of the plurality of readout 
circuits are connected to respective ones of the plurality of the 
collectors. 
At 710, the trenches can be formed by DRIE of silicon. The 
35 trenches can have widths ranging from 5 µm to 100 µm and 
lengths up to 10 mm. Accordingly, the trenches can have an 
aspect ratio ranging from 4:1 to 12:1. The trenches can 
occupy more than 80%, 90%, or 95% of a surface of the 
substrate. 
40 At 720, the collectors can be formed on an aluminum 
metal, a copper metal, and/or a metal silicide. At 730, a trace 
metal layer can be patterned on the substrate between and 
around the plurality of collectors. The metal layer can func-
tion as a ground reference and/or a suppression grid for the 
45 detector array. Further, a readout circuit can be connected to 
the metal layer for reading signals from respective ones of the 
plurality of collectors. 
Faraday cups or similar detectors have also been used prior 
to the invention as detectors in traditional magnetic sector 
50 mass analyzers. The Faraday cup serves as a single point ion 
detector and the magnetic field is scanned to collect particles 
of different mass. A detector array allows for simultaneous 
collection of all masses, leading to a more efficient detector. 
In one embodiment of the invention, the denser spacing of 
55 Faraday cups in the array as compared to previous arrays 
provides improved accuracy and efficiency for example in ion 
detector arrays in spectrometers, including spectrometers for 
isotope abundance measurements. 
Faraday cups or similar collectors have also been used 
60 prior to the invention as chemical sensors working close to 
atmospheric pressure and detecting chemical agents based on 
ion mobility and differential ion mobility detectors. U.S. Pat. 
No. 6,809,313 (whose contents are incorporated herein by 
reference) describes the use of metal strip electrodes, not true 
65 Faraday cups, for chemical sensors. In one embodiment of the 
invention, the denser spacing of Faraday cups in the arrays of 
the invention as compared to previous Faraday cup arrays 
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provides for improved accuracy and efficiency for use in 
chemical sensors and in ion mobility and differential ion 
mobility detectors. 
Accordingly, in one embodiment of the invention, there is 
provided a system (such as for example system 10 in FIG. 1) 5 
for charged particle detection. The system includes a detector 
array configured to collect charged particles. The detector 
array includes (as discussed in detail above) a substrate 
including a plurality of trenches formed therein, a plurality of 
collectors electrically isolated from each other. The collectors io 
are formed on the walls of the trenches are configured to 
collect charge particles incident on respective ones of the 
collectors. Adjacent ones of the plurality of trenches are dis-
posed in a linear arrangement, although in other embodiments 
the trenches may be arbitrarily positioned and include two 15 
dimensional configurations. The system can include a 
charged particle source (e.g., an ion source or an electron 
source) for the generation of charged particles. 
In one embodiment, the charge particle source can be an 
electron source 102 or ion source 104 fabricated on a silicon 20 
substrate and utilizing for example a carbon nanotube field 
emission electron source including as shown in FIGS. 8A and 
8B a cathode with aligned carbon nanotubes, a control grid, 
and an collector or extraction electrode. The collector elec-
trode will be discussed below as the collector electrode per- 25 
mits one to build and test an ion source before utilizing such 
a source as a free-standing or integrated part of a detector 
array. The extraction electrode which contains a grid or slit 
will be used to provide a bias so as to extract ions from an 
ionization region after the control grid. FIG. 8A is a schematic 30 
of a triode configuration for one embodiment of the invention 
for an electron source 102. FIG. 8B is a schematic of an 
electron-impact ion source 104 using the triode configuration 
of FIG. 8A. FIG. 9 is a SEM micrograph of a triode that can 
be operated as an electron source or an electron-impact ion 35 
source for one embodiment of the invention. 
The generation of gas phase ions by electron impact is a 
common technique in the fields of mass spectrometry and 
vacuum science. In mass spectrometry, electron-impact 
sources ionize gas phase analytes priorto mass separationand 40 
ion detection. In vacuum science, ion vacuum gauges, 
residual gas analyzers, and He leak detectors all operate using 
electron-impact ionization. Thermionic cathodes are reliable 
and effective for many applications; however, the power con-
sumption associated with heating these cathodes is a major 45 
limitation in developing miniature field-portable ion sources. 
In many emerging applications such as field-portable mass 
spectrometers; the power required to heat the thermionic 
electron source could exceed the combined power require-
ments of all other system components. Therefore, field emis- 50 
sion cold cathodes whichnominally operate at room tempera-
ture are attractive for some electron-impact applications. 
Workers have evaluated a number of cold cathode materials 
including for example diamond-coated silicon whiskers for 
application in an ion trap mass spectrometer, carbon nano- 55 
tubes (CNTs) and molybdenum tips as an electron source in 
vacuum ion gauges, and integrated field emitters for electron-
impact ionization inside field emission displays. Additional 
benefits of field emission sources are the fast turn on and the 
ability to run in a pulsed mode. Thermionic technology does 60 
not readily scale down to microdevices, while field emission 
devices are naturally microscale and have the potential to 
generate larger emitted current densities. 
FIG. 8A depicts a vacuum triode device with both the grid 
and the anode biased positively with respect to the grounded 65 
cathode to provide an electron source 102. FIG. 8B illustrates 
one embodiment of how electron-impact ionization can be 
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utilized with the same device to serve as an ion source 104. A 
positively biased grid affects the field emission of electrons 
from the cathode 112. Some percentage of the emitted elec-
trons passes through the grid apertures 110 into the region 
between the grid and the negatively biased ion collector 116. 
The electrons are decelerated by the collector bias and ulti-
mately deflected back towards the grid 110 if the collector 
voltage is large enough. If an electron-impact ionization event 
occurs in this region between the grid 110 and the collector 
116, the positively charged ion will be accelerated towards the 
collector electrode. The collector electrode 116 may contain 
a grid or a slit that enables these ions to pass through for 
example to a detector array of the invention. If an electron-
impact event occurs in the region between the cathode 112 
and grid 110, the generated ion will be accelerated into the 
cathode, possibly damaging the electron emitters. 
One illustrative fabrication process by which the ion source 
of FIG. 9 can be made is described below. More details of the 
fabrication and the characterization are found in Bower et al, 
"On-chip electron-impact ion source using carbon nanotube 
field emitters," Applied Physics Letters 90, 124102 (2007) 
published online Mar. 20, 2007, the entire contents of which 
are incorporated herein by reference. 
As described therein, polycrystalline silicon structures that 
form the device electrodes were initially formed parallel with 
the substrate surface and embedded in highly doped silicon 
dioxide. A MEMS foundry such as for example MEMSCAP 
Inc., Durham, N.C. was used for fabrication of the ion source. 
After the MEMS fabrication, the sacrificial silicon dioxide 
was etched in hydrofluoric acid to release the electrode pan-
els. The catalyst for CNT growth, in this example 50 A of iron, 
was selectively evaporated onto the cathode using an inte-
grated shadow mask. The CNTs were grown using micro-
wave plasma chemical vapor deposition with ammonia/meth-
ane gas chemistry. Electron microscopy revealed multi-
walled CNTs with an average diameter of approximately 30 
mu. The CNT length was controlled by varying the growth 
time. After CNT deposition, the panels were manually rotated 
and locked in place normal to the substrate using a tongue-
in-groove MEMS technique. The device was mounted and 
wire bonded to a ceramic board for testing. The specific 
device characterized here has a cathode-to-grid spacing of 50 
µm before CNT deposition, a cathode-to-grid spacing of 30 
µm after CNT deposition, and a grid-to-collector spacing of 
280 µm. The cathode produced was a 70x70 µm 2 panel and 
the grid produced was a 30 array of 20x20 µm 2 apertures, 
with a 2.5 µm grid wire. With this configuration, the electric 
fields required to generate 1 nA and 1 µA of electron current 
were 5 and 6 V/µm, respectively. These devices were rou-
tinely capable of generating field emitted electron current in 
excess of 50 µA. 
A better understanding of the configuration, the fabrica-
tion, and the testing results for the triode ion source described 
above will be had with reference to the following more 
detailed discussion. FIG. 8A is a schematic diagram of one 
embodiment of the triode of the invention, where V g is the 
applied grid voltage, Va is the anode voltage, and I a is the 
measured anode current. According to one embodiment of the 
present invention, the ion source 104 ionizes molecules using 
either electron impact ionization or field ionization. In the 
electron impact ionization source of FIG. 813, the grid elec-
trode 110 is biased positively with respect to the cathode 
electrode 112 to cause electron emission. Electrons gain 
kinetic energy based on this voltage and can impact ionize 
analyte ions in the gas in the vicinity of the grid electrode 110. 
By way of contrast, in a field ionization source (which the 
invention can utilize as well and which FIG. 8A can be con- 
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sidered a diagram for provided the biases on the cathode and 
anode elements were reversed), the grid electrode 110 is 
biased negatively with respect to the cathode electrode 112. 
The negative voltage does not promote electron emission but 
rather generates a high electric field (for example about the 5 
carbon nanotubes 114 shown in FIG. 9 (and FIG. 10C) that 
can field ionize analyte species in the vicinity of the grid 
electrode 110. 
FIG. 10A depicts a process to fabricate an exemplary on-
chip vacuum microtriode that can be used to implement ion l0 
source 104. In this illustrative, non-limiting process, a silicon 
dioxide layer 128 is thermally grown on a silicon substrate 
130 serving as a support of the ion source 104 and the ion 
collector 106. After which various layers of a sacrificial oxide 15 
132 are deposited using for example plasma enhanced chemi-
cal vapor deposition. In this illustrative process, a first sacri-
ficial oxide layer can be deposited, after which the first sac-
rificial oxide layeris patterned to form holes 134 exposing the 
underlying silicon dioxide. Polysilicon layer 136 can be 20 
deposited using plasma enhanced chemical vapor deposition 
to cover the first sacrificial oxide layer and fill the holes 134 
with polysilicon. The polysilicon layer 136 is patterned to 
form the structures shown in FIG. 11B including the grid 
pattern denoted in FIG. 11B and the tapered pattern on the 25 
anode electrode 142. A second sacrificial oxide layer can then 
be deposited over the entire structure. After which, both sac-
rificial oxide layers are removed to release the polysilicon 
structures. 
Carbon nanotubes 114 can then be formed on for example 30 
the cathode electrode 144 shown in FIG. lOB, using the 
techniques for carbon nanotube growth as discussed above. 
Afterwards, the polysilicon panels can be rotated and locked 
into place, producing the structure shown in FIG. 10C. 
During ionization testing of the triode of FIG. 9, a quanti- 35 
tative measure of the electron current (IJ that passes into the 
ionization volume is unavailable because all of the emitted 
electrons are eventually captured by the grid. However, the 
measured grid current (1 g) should be proportional to the elec-
tron current (IJ during electron-impact ionization (I goLIJ. In 40 
a He atmosphere, the emitted electron current (measured at 
both 10' Torr and 50 mTorr) did not exhibit a strong depen-
dence on gas pressure. The ion current did increase as He 
chamber pressure increased, as expected from electron-im-
pact theory. At the chamber base pressure the measured ion 45 
collector current is less than 10 pA, while at a pressure of 50 
mTorr the ion current approaches 100 nA, representing four 
orders of magnitude change. The ion current began to saturate 
as the grid voltage was increased. Other gasses such as Ar and 
Xe also showed similar performance, with these larger gasses 50 
exhibiting larger ratios of collector current to grid current. 
These results show the viability of this on-chip ion source 
as an ion source for a system utilizing the Faraday cup arrays 
of the invention. 
FIG. 11 is a schematic of an integrated ion source and 55 
detector array according to one embodiment of the invention. 
In this embodiment, an ion source such as ion source 104 is 
attached to a portion of the substrate 202 removed from the 
trenches and collectors. Accordingly, FIG. 12 depicts a detec- 
tor array 200 including substrate 202 having a bonded wafer 60 
containing a plurality of trenches 204 disposed for example in 
sequence. 
A plurality of collectors (not explicitly shown in this depic-
tion) are disposed in the trenches 204. The collectors as in the 
other embodiments can collect charged particles incident on 65 
respective ones of the collectors and to output from the col-
lectors signals indicative of charged particle collection. As  
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shown in FIG. 12, the integrated ion source 206 is attached to 
a portion of the substrate removed from the trenches 204. 
The ion source by way of grids 208 can direct ions across 
the detector array 200. For example, a magnetic field sector 
(not shown as the magnetic field lines permeate the structure 
shown in FIG. 12) can deflect the ions along different trajec-
tories to impinge the ions on different ones of the collectors 
depending on a charge-to-mass ratio of the ions. 
Ion source 206 can include an electrode (e.g., a cathode) 
including a carbon nanotube as shown in FIG. 10C. The 
carbon nanotube can be disposed on an electrode support 
spacing the carbon nanotube a distance above a surface of the 
substrate. The electrode as in other embodiments can be con-
figured to field ionize or electron impact ionize a gas phase 
analyte in a vicinity of the electrode. Grids 208 in ion source 
206 can be configured to be an acceleration grid directing ions 
across the detector array 200. Ion source 206 can be config-
ured as in other embodiments to generate ion beams by selec-
tively using electron impact ionization or direct field ioniza-
tion. 
Numerous modifications and variations of the invention 
are possible in light of the above teachings. It is therefore to be 
understood that within the scope of the appended claims, the 
invention may be practiced otherwise than as specifically 
described herein. 
The invention claimed is: 
1. A detector array comprising: 
• substrate including a plurality of trenches formed therein; 
• plurality of collectors electrically isolated from each 
other, formed on the walls of the trenches, and config-
ured to collect charged particles incident on respective 
ones of the collectors and to output from said collectors 
signals indicative of charged particle collection; 
• plurality of readout connections connecting to respective 
ones of the collectors; 
• plurality of readout circuits disposed on a side of the 
substrate opposite openings to the collectors and con-
nected to the plurality of readout connections, said read-
out circuits configured to read said signals from respec-
tive ones of the plurality of collectors indicative of 
charged particle collection; and 
each of said readout circuits corresponding to only one of 
said collectors. 
2. The array of claim 1, wherein the trenches comprise 
widths ranging from 5 µm to 100 µm and having lengths up to 
10 mm. 
3. The array of claim 1, wherein the trenches comprise an 
aspect ratio ranging from 4:1 to 12:1. 
4. The array of claim 1, wherein the plurality of collectors 
occupies more than 80% of a surface of the substrate. 
5. The array of claim 1, wherein the plurality of collectors 
occupies more than 90% of a surface of the substrate. 
6. The array of claim 1, wherein the plurality of collectors 
occupies more than 95% of a surface of the substrate. 
7. The array of claim 1, wherein the collectors comprise an 
array of position sensitive detectors. 
8. The array of claim 1, wherein the collectors comprise a 
metal layer including at least one of copper, aluminum, gold, 
platinum, and tungsten. 
9. The array of claim 8, wherein the metal layer includes at 
least one of a ground reference and a suppression grid for the 
detector array. 
10. The array of claim 1, further comprising: 
an electron-injector material disposed in a vicinity of the 
collectors and configured to emit an electron as the 
charged particle upon receiving light or x-ray thereon. 
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11. The array of claim 1, wherein a substrate wall between 	 26. The method of claim 16, wherein forming a plurality of 
the trenches includes a thermal silicon dioxide layer. 	 readout connections comprises: 
12. The array of claim 1, wherein a substrate wall between 	 bonding a landing circuit to the substrate, said landing 
the trenches has a thickness less than 50 µm. 	 circuit having landing pads for connection to the collec- 
13. The array of claim 1, wherein the collectors have an 5 	 tors and contact pads for connection to readout circuitry 
	
isolation resistance between adjacent ones of the collectors 	 for collection and processing of said signals indicative of 
greater than 1 x 10 1 Q 	 charged particle collection. 
14. The array of claim 1, wherein the plurality of collectors 	 27. The method of claim 26, wherein forming a plurality of 
	
comprises at least one of a Faraday cup array, a detector for a 	 readout circuits comprises: 
magnetic sector field detector, a detectors in scanning or 10 	 connecting said contact pads to said readout circuitry on 
	
transmission electron microscope, a charged particle detec- 	 the landing substrate. 
	
tor, an x-ray detector, a photon detector, and a detector in an 	 28. The method of claim 26, wherein forming a plurality of 
ion mobility spectrometer. 	 readout circuits comprises: 
15. The array of claim 1, wherein the substrate comprises a 	 connecting said contact pads to said readout circuitry 
silicon substrate including the plurality of trenches formed 15 	 removed from the landing substrate. 
therein. 	 29. The method of claim 16, wherein forming a plurality of 
16. A method for making a detector array, comprising: 	 trenches comprises: 
	
forming in a substrate a plurality of trenches across a sur- 	 forming a thermal silicon dioxide layer on the trenches. 
face of the substrate; 	 30. A system for collecting charged particles, comprising: 
	
forming in the plurality of trenches a plurality of collectors; 20 	 a charged particle source configured to produce the 
	
forming a plurality of readout connections on a side of the 	 charged particles; and 
	
substrate opposite openings to the collectors, said read- 	 a detector array configured to collect the charged particles, 
	
out connections configured to collect signals from 	 and including, 
	
respective ones of the plurality of collectors indicative of 	 a substrate including a plurality of trenches formed therein, 
charged particle collection; 	 25 	 a plurality of collectors electrically isolated from each 
	
connecting respective ones of the plurality of readout con- 	 other, formed on the walls of the trenches, and config- 
	
nections to 1) respective ones of the plurality of the 	 ured to collect charge particles incident on respective 
	
collectors and 2) readout circuits, wherein each of said 	 ones of the collectors and to output from said collectors 
	
readout circuits corresponds to only one of said collec- 	 signals indicative of charged particle collection, a plu- 
tors. 	 30 	 rality of readout connections connecting to respective 
17. The method of claim 16, wherein forming the trenches 	 ones of the collectors; 
comprises: 	 a plurality of readout circuits disposed on a side of the 
	
forming said trenches having widths ranging from 5 µm to 	 substrate opposite openings to the collectors and con- 
100 µm and lengths up to 10 mm. 	 nected to the plurality of readout connections, said read- 
18. The method of claim 16, wherein forming the trenches 35 	 out circuits configured to read said signals from respec- 
comprises: 	 tive ones of the plurality of collectors indicative of 
	
forming said trenches having an aspect ratio ranging from 	 charged particle collection; and 
4:1 to 12:1. 	 each of saidreadout circuits corresponds to only one of said 
19. The method of claim 16, wherein forming the trenches 	 collectors. 
comprises: 	 40 	 31. The system of claim 30, wherein the charged particle 
	
forming said trenches to occupy more than 80% of a sur- 	 source includes at least one of an ion source and an electron 
face of the substrate. 	 source. 
20. The method of claim 16, wherein forming the trenches 	 32. The system of claim 30, wherein the charged particle 
comprises: 	 source includes an electron-injector material disposed in a 
forming said trenches to occupy more than 90% of a sur-  45 vicinity of the collectors and configured to emit an electron as 
face of the substrate. 	 the charged particle upon receiving light or x-ray thereon. 
21. The method of claim 16, wherein forming the trenches 	 33. The system of claim 30, wherein the charged particle 
comprises: 	 source includes an electron-injector material disposed in the 
	
forming said trenches to occupy more than 95% of a sur- 	 plurality of trenches and configured to emit an electron as the 
face of the substrate. 	 50 charged particle upon receiving a high energy particle 
22. The method of claim 16, wherein forming the trenches 	 thereon. 
comprises: 	 34. The system of claim 30, wherein the detector array 
	
leaving a substrate wall between the trenches of a thickness 	 comprises at least one of a Faraday cup array, a magnetic 
less than 50 µm. 	 sector field detector, a detectors in scanning or transmission 
23. The method of claim 16, wherein forming the collectors 55 electron microscope, a charged particle detector, an x-ray 
comprises: 	 detector, a photon detector, and a chemical sensor. 
	
forming collectors of at least one of copper, aluminum, 	 35. The system of claim 30, wherein the charged particle 
gold, platinum, and tungsten. 	 source includes an ion source configured to direct ions across 
24. The method of claim 16, further comprising: 	 the detector array. 
	
patterning a metal layer on the substrate in a vicinity of the 60 	 36. The system of claim 35, further comprising: 
collectors. 	 a magnetic field sector configured to deflect the ions along 
25. The method of claim 16, wherein forming a plurality of 
	
different trajectories so as to impinge the ions on differ- 
readout connections comprises: 	 ent ones of the collectors depending on a charge-to-mass 
	
bonding a readout circuit wafer including readout circuits 	 ratio of the ions. 
to the substrate, said readout circuits for collection and 65 	 37. The system of claim 35, wherein the ion source is 
	
processing of said signals indicative of charged particle 	 configured to field ionize or electron impact ionize a gas 
collection. 	 phase analyte in a vicinity of an electrode. 
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38. The system of claim 35, wherein the ion source com-
prises at least one acceleration grid configured to direct ions 
across the detector array. 
39. The system of claim 35, wherein the ion source com-
prises at least one of an electron impact ionization source and 
a field ionization source. 
40. The system of claim 39, wherein the ion source is 
configured to generate ion beams by selectively using elec-
tron impact ionization or direct field ionization. 
41. The system of claim 30, wherein the charged particle 
source comprises at least one carbon nanotube. 
42. The array of claim 41, wherein the carbon nanotube is 
disposed on an electrode support spacing said carbon nano-
tube a distance above a surface of the substrate. 
43. A detector array comprising: 
a substrate including a plurality of trenches formed in the 
substrate and disposed in sequence across a surface of 
the substrate; 
a plurality of collectors electrically isolated from each 
other, formed on the walls of the trenches, and config-
ured to collect charged particles incident on respective 
18 
ones of the collectors and to output from said collectors 
signals indicative of charged particle collection; 
a plurality of readout connections connecting to respective 
ones of the collectors; 
5 	 a plurality of readout circuits disposed on a side of the 
substrate opposite openings to the collectors and con-
nected to the plurality of readout connections, said read-
out circuits configured to read said signals from respec-
tive ones of the plurality of collectors indicative of 
to 	 charged particle collection; 
each of said readout circuits corresponding to only one of 
said collectors; and 
an ion source attached to a portion of the substrate removed 
from the trenches. 
44. The array of claim 43, wherein the ion source com-
as prises at least one acceleration grid. 
45. The system of claim 44, further comprising: 
a magnetic field sector configured to deflect the ions along 
different trajectories so as to impinge the ions on differ- 
20 
ent ones of the collectors depending on a charge-to-mass 
ratio of the ions. 
